



circuit power estimation transition emulate OF 1975 - 2000

Search

Adv
Sch
Sch

Scholar Results 1 - 10 of about 814 for **circuit power estimation transition emulate OR emulation**. (0.11 s)

HYPER-LP: a system for power minimization using architectural transformations - group of 4 »

[All articles](#) [Recent articles](#)

AP Chandrakasan, M Potkonjak, J Rabaey, RW ... - Proceedings of the 1992 IEEE/ACM international conference on ... , 1992 - portal.acm.org

... A. Chandrakasan, S. Sheng, R. Brodersen, "Low-power CMOS Dig ... IEEE Journal of Solid-state circuit, pp ... S. Devadas, K. Keutzer, J. White, "Estimation of Average ...

Cited by 118 - [Web Search](#) - [BL Direct](#)

A passive double-layer microstrip array for the construction of millimeter-wave spatial power- ... - group of 3 »

T Ivanov, S Ortiz, A Mortazawi, E Schlecht, J ... - Microwave and Guided Wave Letters, IEEE [see also IEEE ... , 1997 - ieexplore.ieee.org

... objective of this study was to estimate the contributions ... Since the circuit is double sided, a driver stage can be mounted on the input side and power stage on ...

Cited by 4 - [Web Search](#) - [BL Direct](#)

Fast cache and bus power estimation for parameterized system-on-a-chip design - group of 16 »

TD Givargis, F Vahid, J Henkel - Proceedings of the conference on Design, automation and test ... , 2000 - portal.acm.org

... control line and extra circuit logic to compute the ... For the fast estimation approach, illustrated in Figure 3(b) ... We then fed the power, performance and hit rate ...

Cited by 8 - [Web Search](#)

Electronic ballast for 150 W HPS lamps with compensated output power - group of 3 »

C Branas, FJ Azcondo, S Bracho - Electronics Letters, 1999 - ieexplore.ieee.org

... K., and WHITE, 5: 'Estimation of average switching activity in combinational ... is the capacitor ratio of the LCC circuit and the maximum power delivered to ...

[Web Search](#)

Re-mapping for low power under tight timing constraints - group of 4 »

P Vuillod, L Benini, G De Micheli - ... international symposium on Low power electronics and design, 1997 - portal.acm.org

... BPS-based power estimation is run every few replace- ments ... only a limited scope in the circuit, namely: the ... However, external power is modified at the inputs ...

Cited by 4 - [Web Search](#)

Power system impedance measurement using a power electronic converter

B Palethorpe, M Sumner, DWP Thomas - Harmonics and Quality of Power, 2000. Proceedings. Ninth ... , 2000 - ieexplore.ieee.org

... linear power network. ... non-linear load Impedance estimates were made for the circuit of f ... after these transitions so that one measurement should estimate Get in ...

Cited by 8 - [Web Search](#)

Reducing power by optimizing the necessary precision/range of floating-point arithmetic - group of 3 »

JYF Tong, D Nagle, RA Rutenbar - Very Large Scale Integration (VLSI) Systems, IEEE ... , 2000 - ieexplore.ieee.org

... the lower precision multiplier (via circuit redesign, eg ... speed, this multiplier will



USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Published before November 2000

Terms used circuit power estimation emulate emulation

Found 2,875 of 115,440

Sort results by

relevance

☒ Save results to a Binder

[Try an Advanced Search](#)

Display results

expanded form

☒ Search Tips

[Try this search in The ACM Guide](#)
☐ Open results in a new window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Power estimation approach for SRAM-based FPGAs](#)



Karlheinz Weiß, Carsten Oetker, Igor Katchan, Thorsten Steckstor, Wolfgang Rosenstiel
February 2000 **Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays**

Publisher: ACM Press

Full text available: pdf(846.14 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper presents the power consumption estimation for the novel Virtex architecture. Due to the fact that the XC4000 and the Virtex core architecture are very similar, we used the basic approaches for the XC4000-FPGAs power consumption estimation and extended that method for the new Virtex family. We determined an appropriate technology-dependent power factor K_p to calculate the power consumption on Virtex-chips, and developed a special benchmark test design to conduct ...

2 [Fault emulation: a new approach to fault grading](#)

Kwang-Ting Cheng, Shi-Yu Huang, Wei-Jin Dai
December 1995 **Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design**

Publisher: IEEE Computer Society

Full text available: pdf(128.05 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

[Publisher Site](#)

In this paper, we propose a method of using an FPGA-based emulation system for fault grading. The real-time simulation capability of a hardware emulator could significantly improve the run-time of fault grading, which is one of the most resource-intensive tasks in the design process. A serial fault emulation algorithm is employed and enhanced by two speed-up techniques. First, a set of independent faults can be emulated in parallel. Second, simultaneous injection of multiple dependent faults is ...

3 [Fast transient power and noise estimation for VLSI circuits](#)

Wolfgang T. Eisenmann, Helmut E. Graeb
November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

Publisher: IEEE Computer Society Press

Full text available: pdf(603.33 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)